디지털시스템설계 - 신호등 설계
페이지 정보
작성일 23-05-02 02:12
본문
Download : 디지털시스템설계 - 신호등 설계.hwp
system_clk, iRst is input and enable_counter, counteris output.
U2_SEGMENT_divider : SEGMENT_divider port map (iMclk, iRst,
begin
U0_clock_divider : clock_divider port map (iMclk, iRst, system_clk );
• interval_counter port map ( system_clk, iRst, enable_counter, counter )
순서
on HBE-COMBO II Kit
레포트 > 공학,기술계열
iMclk, iRst is clk_divider input and system_clk is output of clk_divider.
U4_LED_divider : LED_divider port map ( system_clk, iRst, iswitch,
iMclk, iRst, light_direction, NUMBER is input and oTraffic_Light_SEGMENT, oTraffic_Light_common is output.
oTraffic_Light_DOT_D, oTraffic_Light_DOT_COM);
oTraffic_Light_LED );
U3_DOT_divider : DOT_divider port map ( iMclk, iRst, light_direction,
U5_VFD_divider : VFD_divider port map ( iMclk, iRst, light_direction, VFD_e,
Design a practical Traffic Light Controller using Traffic Lights Module
Design a practical Traffic Light Controller using Traffic Lights Module on HBE-COMBO II Kit
light_direction, NUMBER, oTraffic_Light_SEGMENT, oTraffic_Light_common);
Download : 디지털시스템설계 - 신호등 설계.hwp( 29 )
설명
VFD_rs, VFD_rw, VFD_D);
디지털시스템설계,신호등 설계
• DOT_divider port map ( iMclk, iRst, light_direction, oTraffic_Light_DOT_D, oTraffic_Light_DOT_COM)
counter );
• SEGMENT_divider port map ( iMclk, iRst, light_direction, NUMBER, oTraffic_Light_SEGMENT, oTraffic_Light_common)
• clock_divider port map ( iMclk, iRst, system_clk )
U1_counter : interval_counter port map (system_clk, iRst, enable_counter,
디지털시스템설계 - 신호등 설계
다.
